Hardware Modelling of a PLC Multipath Channel Transfer Function

Ann E. Dulay, Roderick Yap, Lawrence Materum
De La Salle University
ann.dulay@dlsu.edu.ph

Abstract— PLC channel transfer functions are critical in developing channel emulators. Emulators are used to test PLC transceivers that would have been otherwise tested on a live network which is not only hazardous but also is not repetitive since the PLC network's characteristics vary with time and frequency. The PLC channel transfer function that is considered here is the multipath channel model of Zimmermann and Dostert. Zimmermann's multipath channel transfer function includes not only the attenuation experienced by the signal, but also the phase change due to the multipath. The inclusion of the phase in the transfer function requires the processing of imaginary numbers in the FPGA. Euler's theorem is used to convert from the polar form to the rectangular form of the transfer function. This paper focuses on the hardware modelling of the rectangular form using Hardware Description Language. The real and imaginary components of the rectangular form are modelled as two circuit models. The designed channel transfer function module uses fixed point (FP) format. The HDL model was successfully synthesized to a hardware equivalence using the XILINX ISE tool. XILINX core generator was used for the CORDIC module that computes the sine, cosine, hyperbolic sine and hyperbolic cosine functions. Simulation result of the hardware model revealed an accuracy of up to at least 3 decimal places when compared to the theoretical results using Excel or Matlab.

Index Terms— PLC; Multipath Channel; Transfer Function; Complex Number.

I. INTRODUCTION

Power line communications (PLC) is a special type of communications system that uses the power cable as the communications media [2]. It can be classified both as a wired and a wireless system. It is a wired system for the obvious reason that there is a physical wire that carries the signal, and this is where the transmission line model is based. It can also be thought of as a wireless system since the power cables may experience multipath propagation due to branching caused by distribution taps to houses in the outdoor PLC network [3], or branching caused by outlets in the indoor network [4]. The latter is modeled using the multipath propagation approach and the well-known channel model for this is the one presented in [1]. These models are used in developing PLC channel emulators.

Communications channel emulators are devices that mimic the characteristics of the channel. The channel emulator contains several blocks that would typically include data conversion blocks (ADC/DAC), transfer function block, FFT/IFFT blocks, noise blocks and other functional blocks. Except for the data conversion, all other blocks reside in the FPGA. At the time of this writing, all PLC channel emulators implement the transfer function block using impulse response [5], [6], [7], [8], [9]. The impulse response is realized using a FIR filter whose coefficients depend on the number of points.

The implementation of the FIR filter is simpler compared to the frequency domain counterpart for a smaller number of parameters, however, the complexity increases as the number of parameters grow, hence, for most of the PLC channel emulator presented, an external PC or DSP is used to generate the filter coefficients. Frequency domain offers a constant complexity and is practically useful for a very large set of coefficients [10].

The critical block of the emulator that is implemented in the FPGA is the channel transfer function. The channel transfer function can be implemented in the hardware using a look-up table or as a module. The utilization of the look up table is easier, however, one needs to generate in Matlab all the values for all the indices needed, then copy and save to LUT in FPGA. This is not a very flexible approach since some of the parameters may change, and it would be tedious to generate the values in Matlab when a change is needed. Aside from this, the transfer function considered in this paper has both a real and imaginary component. This paper presents the hardware model and implementation of the Zimmermann multipath PLC channel model.

II. LITERATURE SURVEY

A. Power Line Communications

Power Line Communications uses the power cables as the medium in transmitting data or control signal. It is now being considered as one of the key technologies in smart grid systems [11]. There are two types, the narrowband and broadband PLC. Narrowband PLC operates in the frequency range 30 kHz to 500 kHz while broadband PLC operates up to 30 MHz. Narrowband are thought to be practicable for automatic meter reading while broadband is expected to pervade the internet applications [12], [13]. Figure 1 shows an illustration of PLC concept.

![Figure 1: The PLC Concept](image)

B. PLC Channel Emulator

PLC channel emulator is a piece of hardware that mimics the characteristics of the power line networks. Since it replaces the real network, it allows full control on the variations of different parameters including electrical loads, number of paths, and noise present in the power line. This
makes testing of PLC transceivers and other devices more flexible and can provide a more useful information for improving the design of the PLC transceiver. The PLC channel represented in Figure 1 can be modeled as in Figure 2. Two approaches have been used to model the channel, the top-down approach and the bottom-up approach [14]. The latter models the PLC channel using the transmission line theory. The former approach models it using multipath propagation. Regardless of the model used, the emulator is typically implemented on a hardware like FPGA (Figure 3). The blocks inside the FPGA comprise the FFT, channel transfer function (CTF), multiplier, controller, and noise blocks. The emulator also includes an analog front end (AFE) that converts the signal from and to the format the FPGA understands. In this paper, the development of the channel transfer function block for implementation in the FPGA is presented.

\[ c_2 = 2\pi \frac{d_i}{v_p} \]  

Division in FPGA is difficult hence the \( v_p \) in Equation 4 is implemented by taking its reciprocal and do multiplication operation such that \( c_2 \) becomes Equation (5):

\[ c_2 = 2\pi d_i \frac{1}{v_p} \]  

The expression in Equation (2) has two exponential expressions, both of which contain the variable \( f \). The first exponential is determined by using the following relationship:

\[ e^{-c_1 f} = \cosh(c_1 f) - \sinh(c_1 f) \]  

The second exponential expression with the \( j \) component is translated by the Euler’s theorem to the rectangular form presented in Equation (7) as follows:

\[ e^{-jp} = \cos \varphi - j \sin \varphi \]  

where the \( \cos \) represents the real component and \( \sin \) represents the imaginary component, hence the transfer function given in Equation (2) can be written as:

\[ H_f = \sum H_{re(i)} + \sum H_{im(i)} \]  

Where

\[ H_{re(i)} = g(i).e^{c_1 f} \cdot \cos(c_2 f) \]  

\[ H_{im(i)} = -g(i).e^{c_1 f} \cdot \sin(c_2 f) \]  

III. HARDWARE DESIGN

As has already been presented in Sec. II-C, the Zimmermann mathematical model represents a summation of a set of terms. For this study, the fifteen-path model is chosen, hence each set of summation is comprised of 15 terms to be added based on one frequency value. Figure 4 shows the general block diagram of the hardware model which is based on Equation (9) and (10). The operation starts with the entrance of the frequency value to the Data entry module. This module computes for the angle \( c_2 f \) and the exponent value \( c_1 f \). The implementation is straightforward multiplication. The output of the data entry module is feed to the XILINX core generated modules. One is Coordinate Rotation Digital Computer (CORDIC) module for computing sine and cosine and the other is another CORDIC module for computing hyperbolic sine and hyperbolic cosine. The hyperbolic sine and cosine functions are employed for this design to compute for \( e^{-c_1 f} \). It is a known relation that \( \cosh x - \sinh x = e^x \). This explains the presence of the subtractor module after the hyperbolic sine/cosine module. The CORDIC modules are ready made library models provided by XILINX. Based on the CORDIC datasheet, the CORDIC functions can only validly operate within a limited range. In the case of the sine and cosine CORDIC module, the acceptable input angle is only between \( \pi \) and \( -\pi \). The sign corrector module, in conjunction with the
input angle, works to correct the core generator output in the event that the input angle falls outside of the $-\pi$ to $\pi$ range. The $di$ table and the $gi$ table are implemented using multiplexer approach. The index values ranging from 1 to 15, released from the controller module serve as select lines of the multiplexer while the $di$ or $gi$ values are hardcoded as inputs to the multiplexers.

The timing of the entire system is done by the controller. The Controller is implemented using Finite State Machines. Figure 5 summarizes the operation. The controller outputs an index value every clock cycle for the release of the appropriate $di$ and $gi$ values. It sends the appropriate start signal to the CORDIC modules to start the computation of the hyperbolic sine/hyperbolic cosine and sine/cosine named as CORDIC1 and CORDIC2 respectively. The controller waits for the “finish” signal from both modules. When both CORDIC modules have finished computing, the controller sends a fetch signal to the accumulator. This module then multiplies the appropriate value of $gi$ to the 2 core generator outputs. The accumulator does this repeatedly and accumulates the values obtained every fetch cycle and then adds them all up. The Controller on the other hand repeats the process of sending the fetch signal to the accumulator until all index values from 1 to 15 are consumed after which a “complete” signal is sent from this module to the accumulator to output the sum. When a pulse of “complete” signal is executed, it means the next frequency value can be evaluated and the entire process repeats again. Figure 6 shows the timing relation between the core generated modules signals and the controller signals. The “hd” is the start signal sent to the core generators while “cossinfinish” and “hyperfinish” are the “finish” signals coming from the respective core generator modules. The fetch pulse always comes after the “cossinfinish” signal while the “complete” pulse only comes when the index value has reached 15.

IV. DATA AND RESULTS

The entire HDL code was synthesized using a Virtex FPGA library. Simulation of the HDL model was focused on every term to be generated by the Zimmerman mathematical model. We constructed a separate excel file to calculate every term out of the given formula. The excel spreadsheet result serves as our reference for determining whether the HDL simulation results are valid or not. Simulation results reveal very little discrepancy between the values generated by the hardware model and the values obtained from the excel file. Table 1 shows the comparison between the theoretically computed values using the math functions of Microsoft Excel and the HDL simulation result for the real part of the Zimmerman model. Table 2 shows the comparison between the theoretically computed values using the math functions of Microsoft Excel and the HDL simulation result for the imaginary part of the Zimmerman model. The HDL values obtained from the simulation results are initially hexadecimal values. These values are converted one by one to decimal using online hexadecimal to decimal converter. Other frequencies values e.g. 100KHz were also tried and the results obtained show very similar closeness between theoretical computation and the simulation result.
Each term to be generated used up around 24 clock pulses mostly due to the timing needed by the CORDIC module for computing the sine/cosine values of the input angle. The HDL model developed shows promising result because it successfully synthesized to a hardware representation for a target FPGA library.

ACKNOWLEDGEMENT

The authors would like to thank the University Research Coordination Office (URCO) and Science Foundation of De La Salle University for funding this research.

REFERENCES


V. CONCLUSION

In this paper, we successfully designed a hardware model for the multipath channel model developed by Zimmermann and Dostert. The design is implemented as a pipeline structure with a controller serving as a timer for the entire process. The input uses 17 bits for the frequency value while every term generated in the summation series used 48 bits.


