Application Specific Instruction Set Processor (ASIP) Design in an 8-bit Softcore Microcontroller

Sani Irwan Md Salim, Yewguan Soo, Sharatul Izah Samsudin

Abstract


The microcontroller-based system is currently having a tremendous boost in demand in line with the Industrial Revolution 4.0. Although more applications seem to concentrate on software algorithms and wireless connectivity, the hardware side of the system is still occupied by microcontroller variants. With huge alternatives being offered to setup a microcontroller system, having a softcore microcontroller is extremely beneficial especially when considering the rapid advancement in computer technology. Although the 8-bit microcontroller has less computational capability compare to other high-end microcontroller families, it has an advantage in low code density for I/O application and control. The purpose of this research is to combine the best feature of the 8-bit architecture together with efficient arithmetic operations in the implementation of moving average filter. The modules’ integration is implemented using ASIP design without occurring extra board space and is developed using the Field Programmable Gate Array (FPGA) as the single chip solutions. It was found that the revised microcontroller architecture has produced a faster execution time and similar maximum frequency when benchmarked with its predecessor. The overall ASIP design procedures used in this research provides flexibility for further development, either by extending its module to incorporate more complex algorithms or by upgrading current designs of its components.

Keywords


ASIP; Softcore Microcontroller; Moving Average Filter; FPGA;

Full Text:

PDF

References


A. Baysal and S. Sahin, "Roadrunner: A small and fast bitslice block cipher for low cost 8-bit processors," IACR Cryptology ePrint Archive 2015.

J. Donovan. (2014, 2 July). Is There a Future for 8-Bit MCUs? Available: http://www.digikey.com/en/articles/techzone/2014/feb/isthere-a-future-for-8-bit-mcus

J. Ganssle. (2012, 2 July). Is 8-bits dying? Available: http://www.embedded.com/electronics-blogs/breakpoints/4389890/Is-8-bits-dying-

R. Cravotta. (2007, 20 July). Putting the Squeeze on 16-bit Processors. Available: http://www.edn.com/design/systemsdesign/4314333/Putting-the-squeeze-on-16-bit-processors

R. Cravotta. (2012, 11 July). One Processor to Rule Them All? Available: http://www.edn.com/design/systems-design/4398890/Oneprocessor-to-rule-them-all

L. E. Yong and A. J. Salim, "Implementation of an 8-bit RISC Microcontroller Chip," in 4th International Symposium on Broadband Communication, 2010, pp. 1-4.

A. J. Salim, S. I. M. Salim, N. R. Samsudin, and Y. Soo, "Instruction Set Extension Through Partial Customization of Low-End RISC Processor," Australian Journal of Basic and Applied Sciences, vol. 7, pp. 678-687, 2013.

A. J. Salim, S. I. Salim, N. R. Samsudin, and Y. Soo, "Educational development tools for software and hardware processor design," in Proceedings - 8th EUROSIM Congress on Modelling and Simulation, EUROSIM 2013, 2015, pp. 622-627.

A. J. Salim, S. I. M. Salim, N. R. Samsudin, and Y. Soo, "Customized instruction set simulation for soft-core RISC processor," in IEEE Control and System Graduate Research Colloquium (ICSGRC), 2012, pp. 38-42.

A. J. Salim, S. I. M. Salim, N. R. Samsudin, and Y. Soo, "Conversion of an 8-bit to a 16-bit Soft-core RISC Processor," International Journal of Electronics Communication and Computer Technology, vol. 3, pp. 393-397, 2013.

A. J. Salim, N. R. Samsudin, S. I. M. Salim, and S. Yewguan, "Modification of Instruction Set Architecture in a UTeMRISCII Processor," International Journal of Computer Trends and Technology (IJCTT), vol. 4, pp. 1196-1201, 2013.

A. J. Salim, N. R. Samsudin, S. I. M. Salim, and S. Yewguan, "Multiply-accumulate instruction set extension in a soft-core RISC Processor," in 10th IEEE International Conference on Semiconductor Electronics (ICSE), 2012, pp. 512-516.

D. Liu, Embedded DSP Processor Design, : Application Specific Instruction Set Processors: Morgan Kaufmann, 2008.

D. Skrien, "CPU Sim 3.1: A Tool for Simulating Computer Architectures for Computer Organization Classes," Journal on Educational Resources in Computing (JERIC), vol. 1, pp. 46-59, 2001.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.

ISSN: 2180-1843

eISSN: 2289-8131