The Impact of Gate-Induced Drain Leakage (GIDL) on Scaled MOSFETs for Low Power Device

Micro Nano Electronics (MiNE), Centre for Telecommunication Research and Innovation, Faculty of Electronics and Computer Engineering, Universiti Teknikal Malaysia Melaka, Hang Tuah Jaya, 76100 Durian Tunggal, Melaka, Malaysia.
anissuhaila@utm.edu.my

Abstract— In this research, we investigated the impact of Gate-Induced Drain Leakage (GIDL) on scaled Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) for low power application. The output of this research determined the implications of GIDL on the performance of MOSFET with various sizes that are supplied via low voltage power. The MOSFET design parameters were proposed by referring to the International Technology Roadmap for Semiconductors (ITRS), 2011 edition. SILVACO’s DEVEDIT and ATLAS software was used for this research to design a device structure and obtain output characteristics. Three MOSFETs with different physical gate length and several other parameters were designed and simulated. From the extracted data, it shows that as the size of MOSFET physical gate length become smaller, the leakage current tends to be higher. Apart from GIDL current (\(I_{GIDL}\)) value, the “ON” current \(I_{ON}\) value and threshold voltage \(V_{TH}\) value also been extracted for all MOSFET designs.

Index Terms - Gate-Induced Drain Leakage (GIDL); Low Power Application; Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET).

I. INTRODUCTION

The Journal of Over four decades, semiconductor industry has undergone a various transformation in the improvement of its product. Moore’s Law stated that processor speed or overall processing power for computers would double for every two years \([1, 2]\). It specifically states that the number of transistors of an affordable Central Processing Unit (CPU) would double for every two years \([3]\). The early basic concept of the integrated circuit was to pack in multiple transistors, the devices that regulate current in a circuit, into a single, tiny chip, which would almost eliminate the distance between the circuits and therefore increase the speed with which electronic instructions flow through a computer.

As the improvement of Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) develops through times, the innovation of microchips had been evolved in many forms. \([4]\) The size of the microchips is getting smaller. As it goes smaller, it would save more production cost which will benefit the producer \([5, 6]\).

However, one of the problems that always occur when scaling of MOSFET being conducted is the Gate-Induced Drain Leakage (GIDL) current. GIDL is a crucial issue for scaling of the MOSFET \([7]\). It is induced by the Band-to-Band Tunnelling (BTBT) effect in strong accumulation mode and generated in the gate-to-drain overlap region \([8, 9]\). The surface BTBT or GIDL increases exponentially due to the reduced gate oxide thickness \([10, 11]\). Thus, this project investigates the impact of GIDL on scaled MOSFETs for low power application. The result indicates that GIDL is significantly higher when the size of MOSFET physical gate length is reduced.

II. DEVICE SIMULATION PROCESS

The development of this project is divided into two phases. The first phase is on the information gathering, analysing and research on scaled MOSFET for low power application. The most important part this research phase being conducted is to familiarise the characteristics and impact of Gate-Induced Drain Leakage (GIDL) on MOSFET itself. All data and information collected are used in the analysis for the impact of GIDL on all proposed design parameters conducted.

Meanwhile, the second phase is designing process of the MOSFET. These designs were constructed by using Silvaco TCAD software. The criteria of all three designs is based on the proposed suitable parameters.

The first stage in this process is designing the MOSFET by using the DEVEDIT application. All the dimension sizes were set according to the parameters that will be tested and some fixed parameters. Then, the base region and desired impurities were being doped into the structure.

After MOSFET being designed by using the DEVEDIT application, it will then have been tested and executed in the Atlas application. In here, the desired graphs will be plotted by the Tonyplot application. From the graphs obtained, the input voltage \(V_{IN}\), gate-induced drain leakage current \(I_{GIDL}\), and threshold voltage \(V_{TH}\) were extracted. Finally, the analysis of the impact of GIDL on every design was carried out. The GIDL impact on all three designs is also being compared.

III. RESULT AND ANALYSIS

A. Parameter design

Table 1 shows the design parameter for three different gate lengths. The DEVEDIT application from SILVACO TCAD is used to design the MOSFET structure. The structure of designed MOSFET is shown in Figure 1-6.

B. Transfer characteristic curves

Figures 7-9 depict an overlay of drive current versus gate voltage for three different device technology. From these I-V characteristics, the value of GIDL can be obtained. The value of drain voltage is biased at 0.7 V, 0.61 V and 0.51 V for 24nm, 16 nm and 9.8 nm gate length respectively as prescribed in ITRS.
Table 1
Overall design parameters for MOSFET structure with gate length 24 nm, 16 nm and 9.8 nm.

<table>
<thead>
<tr>
<th>Physical Gate Length (nm)</th>
<th>24.0</th>
<th>16.0</th>
<th>9.8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Supply Voltage (V)</td>
<td>0.70</td>
<td>0.61</td>
<td>0.51</td>
</tr>
<tr>
<td>Channel Doping (Soros) ((10^{12} / \text{cm}^2))</td>
<td>3.7</td>
<td>0.1</td>
<td>0.1</td>
</tr>
<tr>
<td>Silicon Dioxide (SiO(_2)) Thickness (nm)</td>
<td>0.9</td>
<td>0.8</td>
<td>0.7</td>
</tr>
<tr>
<td>Junction Depth ((X_J)) (nm)</td>
<td>9.0</td>
<td>6.0</td>
<td>3.7</td>
</tr>
<tr>
<td>Source/Drain Impurities (Arsenic) ((10^{12} / \text{cm}^2))</td>
<td>1.0</td>
<td>1.0</td>
<td>1.0</td>
</tr>
<tr>
<td>MOSFET Body Dimension ((\text{nm}))</td>
<td>80 x 20</td>
<td>80 x 20</td>
<td>80 x 20</td>
</tr>
<tr>
<td>Source/Drain Electrode Dimension ((\text{nm}))</td>
<td>15 x 2</td>
<td>15 x 2</td>
<td>15 x 2</td>
</tr>
</tbody>
</table>

Figure 1: MOSFET structure of 24 nm gate length

Figure 2: Contour structure with junction depth for 24 nm gate length MOSFET

Figure 3: MOSFET structure of 16 nm gate length

Figure 4: Contour structure with junction depth for 16 nm gate length MOSFET

Figure 5: MOSFET structure of 9.8 nm gate length

Figure 6: Contour structure with junction depth for 9.8 nm gate length MOSFET
“ON” current \( I_{\text{ON}} \) decreases when much lower power is supplied. GIDL current \( I_{\text{GIDL}} \) also results in decreasing value from \( 9.0 \times 10^{-18} \) A to \( 8.7 \times 10^{-18} \) A. Only threshold voltage \( V_{\text{TH}} \) showed increased value when the power supplied decreases.

As for MOSFET design with 16 nm gate length, the proposed supplied power is 0.61 V. Result shows the “ON” current \( I_{\text{ON}} \) is \( 1.02 \times 10^{-7} \) A, GIDL current \( I_{\text{GIDL}} \) is \( 8.5 \times 10^{-18} \) A, threshold voltage \( V_{\text{TH}} \) is 0.2 V. When the power supplied was change to 50 mV, the “ON” current \( I_{\text{ON}} \) shows decrement to 8.07 \( \times \) \( 10^{-7} \) A. GIDL current \( I_{\text{GIDL}} \) reading also showing decrement from \( 8.5 \times 10^{-18} \) A to \( 6.3 \times 10^{-18} \) A. While threshold voltage \( V_{\text{TH}} \) decreases to 0.1 V.

On the other hand, MOSFET design with 9.8nm gate length was supplied with 0.51V power. The “ON” current \( I_{\text{ON}} \) is \( 4.30 \times 10^{-7} \) A, eventually dropped to \( 5.80 \times 10^{-8} \) A when power supplies are decreased to 50mV. Extracted GIDL current \( I_{\text{GIDL}} \) is \( 6.0 \times 10^{-18} \) A increases to \( 5.0 \times 10^{-18} \) A, when supplied with 50 mV power. Decrement from 0.125 V to 0.05 V of threshold voltage \( V_{\text{TH}} \) also happens.

Analysing through the increment and decrement pattern of “ON” current \( I_{\text{ON}} \), GIDL current \( I_{\text{GIDL}} \) and threshold voltage \( V_{\text{TH}} \) on each MOSFET design when supplied power is changed, it can be said that the “ON” current \( I_{\text{ON}} \) and GIDL current \( I_{\text{GIDL}} \) decreases when lower power is exerted on it. On the other hand, the threshold voltage \( V_{\text{TH}} \) increases.

However, by referring to the extracted result for the proposed power supplied to the MOSFET designs, the readings show that for MOSFET with 24 nm, 16 nm and 9.8 nm gate length, “ON” current \( I_{\text{ON}} \) and threshold voltage \( V_{\text{TH}} \) decreasing as the length of physical gate decreases, but the GIDL current \( I_{\text{GIDL}} \) increases as the length of MOSFET gate reduced.

Threshold voltage \( V_{\text{TH}} \) shifting is caused by an electrostatic field that no longer resembles the planar capacitor as the effect of device scaling. Shifting of the threshold voltage value will cause a lack in a pinch off and definitely will increase the leakage current and output conductance. Gate capacitance will change upon device scaling.

Analysis for the leakage current shows that when the MOSFET physical gate length was reduced, the GIDL current increases. It was found that the GIDL current increases by 5.56% when the physical gate length was reduced from 24 nm to 16 nm. Larger leakage value was obtained when physical
gate length was reduced from 16 nm to 9.8 nm where the GIDL current increases by 29.41%.

The huge difference on GIDL current increment in percentage especially on MOSFET physical gate length is reduced from 16 nm to 9.8 nm is due to the limiting constraints of the SILVACO TCAD software that had been used during the conduction of this project. Previous research stated that SILVACO TCAD software is not suitable to be used in simulating MOSFET with physical gate length which is lower than 15 to 12 nm. [6] Other softwares such as Synopsys’ Sentaurus TSUPREM4 or Ab Initio Quantum is said to be the one that is compatible to simulate MOSFET design with extremely short physical gate length.

IV. CONCLUSION

Through this research, the impact of the gate induced barrier lowering (GIDL) in scaled devices have been identified. The smaller gate length experienced a major impact of GIDL. The GIDL was found not only affected by the scaled gate length, but it also contributed by the gate-drain overlapped region.

ACKNOWLEDGMENT

The authors would like to thank the Ministry of Higher Education (MOHE), MiNE and CeTRI, Universiti Teknikal Malaysia Melaka (UTeM) for sponsoring this research study under the research grant RACE/F3/TK3/FKEKK/F00299.

REFERENCES