Capacity Planning and Product Allocations under Testing Time Uncertainty in Electronic Industry
This research was conducted in a multinational hard disk drive manufacturer in Malaysia facing problem of low utilization in automatic testing process. High volumes, high product mix, short life cycle, and long testing duration compound to the existing problem. The automatic tester is called mixed – load tester because of its ability that can load and unload multiple product families simultaneously. Currently, the planner often conducts re-adjustment capacity planning and allocation because of uncertain testing time. The research has objective to optimize the number of testers while achieving the production target under testing time uncertainty in order to improve tester utilization. To handle the uncertainty, robust optimization was employed in the mixed – load tester model. The result shows this proposed model permits adjustment of company`s production manager`s and capacity planner`s attitude towards testing time uncertainty through the robust parameter.
U. K. Yusof and S. Deris, “Optimizing machine utilization in semiconductor assembly industry using constraint-chromosome genetic algorithm,” in 2010 International Symposium on Information Technology, 2010, pp. 601–606.
W. Hopp and M. L. Spearman, Factory Physics, Second. New York: The McGraw-Hill Companies, Inc., 2000.
A. Dolgui, O. B. E. N. Ammar, F. Hnaien, and M. A. O. Louly, “A State of the Art on Supply Planning and Inventory Control under Lead Time Uncertainty,” Stud. Informatics Control, vol. 22, no. 3, pp. 255–268, 2013.
C. Martínez-Costa, M. Mas-Machuca, E. Benedito, and A. Corominas, “A review of mathematical programming models for strategic capacity planning in manufacturing,” Int. J. Prod. Econ., vol. 153, pp. 66–85, 2014.
N. Dellaert, E. Cayiroglu, and J. Jeunet, “Assessing and controlling the impact of hospital capacity planning on the waiting time,” Int. J. Prod. Res., vol. 54, no. 8, pp. 2203–2214, 2015.
M. Haddadzade, M. R. Razfar, and M. H. F. Zarandi, “Integration of process planning and job shop scheduling with stochastic processing time,” Int. J. Adv. Manuf. Technol., vol. 71, no. 1–4, pp. 241–252, 2013.
N. B. Kacar, L. Mönch, R. Uzsoy, and S. Member, “Modeling Cycle Times in Production Planning Models for Wafer Fabrication,” IEEE Trans. Semicond. Manuf., vol. 29, no. 2, pp. 153–167, 2016.
H. Lin, “Investing in lead-time variability reduction in a collaborative vendor – buyer supply chain model with stochastic lead time,” Comput. Oper. Res., vol. 72, pp. 43–49, 2016.
H. M. Asih and K. E. Chong, “Throughput and Tester Utilization Improvement in the Hard Disk Drive Assembly Line Using Hybrid Simulation Approach,” Adv. Sci. Lett., vol. 20, no. 2, pp. 455–459, 2014.
D. Bertsimas and M. Sim, “Robust Discrete Optimization and Network Flows,” Math. Program., vol. 98, no. 1–3, pp. 49–71, 2003.
Y. Lou, Y. Yin, and S. Lawphongpanich, “Robust Approach to Discrete Network Designs with Demand Uncertainty,” Transp. Res. Rec. J. Transp. Res. Board, vol. 2090, pp. 86–94, 2009.
© Journal of Advanced Manufacturing Technology